Category "instruction-set"

RISCV-vector clang causes illegal instruction in spike

I hope you can help me on my RISC-V issue. I am currently experimenting with the toolchain support for RISC-V's vector (RVV) instructions. From what I found on