'system verilog interface in module port list

I want to have the system verilog interface in a seperate file with different modports. The interface has to be used by sv modules in other files. Just like packages can be imported into module files, how can this be done for interfaces?

Thanks



Sources

This article follows the attribution requirements of Stack Overflow and is licensed under CC BY-SA 3.0.

Source: Stack Overflow

Solution Source