'store instruction only write L1 cache? [duplicate]
I'm reading champsim, mainly focusing on CACHE. Now I have a question, does store instructions(e.g. sw in MIPS) only write L1 cache, not really issue dram requests? I think that dram write requests only happen when there is eviction in LLC(last level cache, or maybe L3 cache).
Sources
This article follows the attribution requirements of Stack Overflow and is licensed under CC BY-SA 3.0.
Source: Stack Overflow
| Solution | Source |
|---|