I am working on an arm64 based board, running on Linux (Ubuntu 18.04). On the other end of this device, there is an FPGA connected via PCIe which is endpoint an
I know that the base address register (BAR) in PCI configuration space defines the start location of a PCI address, but how does the size of this region get est